

1 1. A semiconductor structure comprising:

1 a Schottky layer adapted to be etched at a first etch
2 rate by an etchant; and

1 a contact layer disposed above the Schottky layer and
2 adapted to be etched by the etchant at a second etch rate
3 that is substantially faster than the first etch rate;

1 wherein the contact layer provides an opening through
2 the contact layer exposing a region of a top surface of the
3 Schottky layer, the region having a first width; and

4 wherein the region of the top surface of the Schottky
5 layer provides a recess of a second width smaller than the
6 first width.

1 2. The semiconductor recited in claim 1 wherein the
2 Schottky layer contains Aluminum.

1 3. The semiconductor recited in claim 2 wherein the
2 Schottky layer comprises at least about 35 percent Aluminum.

1 4. The semiconductor recited in claim 3 wherein the
2 Schottky layer is $Al_{0.6}In_{0.4}As$.

1 5. The semiconductor recited in claim 1 wherein the
2 contact layer comprises less than about ten percent Aluminum.

1 6. The semiconductor recited in claim 1 wherein the
2 contact layer is substantially free of Aluminum.

1 7. A transistor structure comprising:
1 a Schottky layer adapted to be etched at a first etch

2 rate by an etchant; and

1 a contact layer disposed above the Schottky layer and
2 adapted to be etched by the etchant at a second etch rate
3 that is substantially faster than the first etch rate;

4 wherein a region above a portion of a top surface of
5 the Schottky layer is substantially free of the contact
6 layer, the portion having a first width;

7 wherein the portion of the top surface of the
8 Schottky layer provides a recess of a second width smaller
9 than the first width; and

10 wherein the recess of the second width is adapted to
11 receive a gate electrode.

1 8. The transistor recited in claim 7 wherein the
2 Schottky layer comprises at least about 35 percent Aluminum
3 and the contact layer comprises less than about ten percent
4 Aluminum.

1 9. A method of forming a semiconductor comprising:

1 forming a Schottky layer adapted to be etched by a
2 first etchant at a first etch rate;

1 forming a contact layer above the Schottky layer
2 adapted to be etched by the first etchant at a second etch
3 rate;

4 applying the first etchant to etch the contact layer
5 to expose a portion of the Schottky layer; and

6 applying a second etchant to etch the portion of the
7 Schottky layer exposed by the first etchant;

8 wherein second etch rate is substantially faster than
9 the first etch rate when using the first etchant.

1 10. The method recited in claim 9 wherein the
2 Schottky layer contains Aluminum.

1 11. The method recited in claim 10 wherein the
2 Schottky layer comprises about 35 percent Aluminum.

1 12. The method recited in claim 11 wherein the
2 contact layer is substantially free of Aluminum.

1 13. The method recited in claim 11 wherein the first
2 etchant includes a carboxylic-acid based wet etchant.

1 14. The method recited in claim 13 wherein the first
2 etchant is succinic acid.

1 15. The method recited in claim 11 wherein the
2 second etchant is applied for a predetermined time.

1 16. ~~A transistor structure comprising:~~
1 a source electrode;
1 a drain electrode;
2 a doped cap layer of $\text{Ga}_x\text{In}_{1-x}\text{As}$ disposed below and in
3 ohmic contact with the source electrode and the drain
4 electrode and providing a cap layer opening;
5 an undoped resistive layer of $\text{Ga}_x\text{In}_{1-x}\text{As}$ disposed below
6 the cap layer and providing a resistive layer opening in
7 registration with the cap layer opening and having a first
8 width;
9 a Schottky layer of $\text{Al}_y\text{In}_{1-y}\text{As}$ disposed below the

10 resistive layer;
11 an undoped channel layer disposed below the Schottky
12 layer; and
13 a semi-insulating substrate disposed below the
14 channel layer;
15 wherein a top surface of the Schottky layer beneath
16 the resistive layer opening provides a recess having a second
17 width smaller than the first width; and
18 wherein a gate electrode is in contact with a bottom
19 surface of the recess provided by the Schottky layer.

1 17. The transistor recited in claim 16 wherein the
2 ~~Schottky layer is doped.~~

1 18. A transistor, comprising:
1 a single crystal substrate having a lattice
2 constant;
1 a channel layer disposed over the substrate, the
2 channel layer having a lattice constant different from the
3 lattice constant of the substrate;
1 a Schottky layer disposed over the channel
2 layer, the Schottky layer having a lattice constant different
3 from the lattice constant of the substrate;
4 a resistive layer disposed over the Schottky
5 layer; and
6 a contact layer disposed over the resistive
7 layer, the contact layer having a first recess therein, such
8 first recess having a bottom surface terminating in a top
9 surface of the resistive layer;
10 a second recess having sidewalls in the

11 resistive layer and the Schottky layer, such second recess
12 having a bottom surface terminating in the Schottky layer.

1 19. The transistor recited in claim 18 wherein the
2 lattice constant of the Schottky layer and a thickness of the
3 Schottky layer are selected to compensate for differences in
4 strain between: (a) the channel layer and the substrate; and,
5 (b) the Schottky layer and the substrate.

1 20. The transistor recited in claim 19 wherein the
2 lattice constant of the Schottky layer is smaller than the
3 lattice constant of the substrate and the lattice constant of
4 the channel layer is larger than the lattice constant of the
5 substrate.

1 21. The transistor recited in claim 20 wherein the
2 lattice constant of the substrate is intermediate the lattice
3 constant of the channel layer and the lattice constant of the
4 Schottky layer, the difference in lattice constants resulting
5 in a compressive strain on the channel layer and a tensile
6 strain on the Schottky layer.

1 22. The transistor recited in claim 18 wherein the
2 Schottky layer has an indium concentration and the indium
3 concentration in the Schottky layer is lower than an indium
4 concentration in the channel layer.

1 23. The transistor recited in claim 22 wherein the
2 substrate comprises indium phosphide.

1 24. The transistor recited in claim 22 wherein the
2 Schottky layer comprises approximately $Al_{0.60}In_{0.40}As$.

1 25. The transistor recited in claim 22 wherein the
2 channel layer comprises approximately $Ga_{0.35}In_{0.65}As$.

1 26. The transistor recited in claim 23 wherein the
2 Schottky layer comprises approximately $Al_{0.60}In_{0.40}As$ and the
3 channel layer comprises approximately $Ga_{0.35}In_{0.65}As$.

1 27. A transistor, comprising;
1 a substrate having a lattice constant;
1 a channel layer disposed over the substrate, the
2 channel layer having a lattice constant;
3 a Schottky layer disposed over the channel
4 layer, the Schottky layer having a lattice constant;
5 a resistive layer disposed over the Schottky
6 layer; and
7 a contact layer disposed over the resistive
8 layer, the contact layer having a first recess therein, such
9 first recess having a bottom surface terminating in a top
10 surface of the resistive layer; and
11 a second recess having sidewalls in the
12 resistive layer and the Schottky layer, such second recess
13 having a bottom surface terminating in the Schottky layer;
14 wherein at least one of the channel and Schottky
15 layers has an indium concentration such that at least one of
16 the lattice constants of the channel layer and lattice
17 constant of the Schottky layer is different from the lattice
18 constant of the substrate and a difference between conduction

19 band levels of the channel and Schottky layers is larger than
20 if the channel and Schottky layers had the same lattice
21 constant as the substrate.

1 28. The transistor recited in claim 27 wherein the
2 larger conduction band discontinuity occurs between the
3 Schottky and channel layers.

1 29. The transistor recited in claim 27 wherein the
2 Schottky layer comprises approximately $\text{Al}_{0.60}\text{In}_{0.40}\text{As}$ and the
3 channel layer comprises approximately $\text{Ga}_{0.35}\text{In}_{0.65}\text{As}$.

1 30. The transistor recited in claim 25 wherein the
2 channel layer has an indium concentration such that the
3 channel layer can support larger currents than if the channel
4 layer and the substrate had the same lattice constant.

1 31. A transistor, comprising:
1 a semi-insulating indium phosphide substrate;

1 a channel layer of $\text{Ga}_x\text{In}_{1-x}\text{As}$ disposed over the
2 substrate layer;
3 a Schottky layer of $\text{Al}_y\text{In}_{1-y}\text{As}$ disposed over the
4 channel layer;
5 a resistive layer disposed over the Schottky
6 layer;
7 a contact layer disposed over the resistive
8 layer, the contact layer having a first recess, and the
9 resistive layer and the Schottky layer having a second
10 recess;
11 a source electrode in ohmic contact with the
12 contact layer;
13 a drain electrode in ohmic contact with the
14 contact layer; and
15 a gate electrode in Schottky contact with the
16 Schottky layer.

1 32. The transistor recited in claim 31 further
2 comprising a first doped layer, and a second doped layer.

1 33. The transistor recited in claim 32 further
2 comprising a ratio of silicon doping concentration
3 approximately 2.5 to 1.5 between the first doped layer and
4 the second doped layer.

1 34. The transistor recited in claim 32 wherein the
2 resistive layer further comprises approximately $\text{Al}_{0.48}\text{In}_{0.52}\text{As}$
3 and the contact layer further comprises approximately
4 $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$.